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FORBWORD 
This report covers work perfo med for the Jet Propul on Laboratory, California 
Institute of Technology (underdPL G&wtet 951079)'which is s 
National Aeronautics and Space Administration (under NASA eontractSNAS7- 100)f 
Although the contract startingdate was August 17, 1966, work was delayed 
until September 15, 1966 at the request of the Jet  Propulsion Laboratory. 
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PROGRAI 
1.1 OBJECTIVE 
Section 1 
OBJECTIVE AND SPECIFIC, TIONS 
The objective of this program is to design, fabricate, and test a subsystem 
consisting of an eight -pole commutator, an associated shift register, and control 
logic that will  meet the functional, eledtrical, and environmental requirements 
defined in JPL Specification GMN-50524 -DSN-A. The latest state-of -the -art 
developments in MOS technology are to be applied wherever possible 
1 . 2  FUNCTIONAL REQUIREMENTS 
JPL Specification GMN-50524 -DSN-A is enclosed in the Appendix. The following 
statement is quoted from the specification: 
"Functional requirements: The commutator shall function so that 
it switches sequentially each of eight analog voltage inputs to a 
common output line as illustrated in Fig. 1 
shall be provided for the control of the analog voltage output. 
The commutator shall contain a second set of eight switches for 
multiplexing variable -resistance sensors (see Fig. 2) Certain 
logic functions shall be provided to control the operation of the 
shift register and the deck switch. Figure 1 illustrates the 
complete functional representation of the required logic with the 
following exception. If the shift register is designed with a logical 
delay between clack line activation (logic "1") and the activation of 
any stage output, an equivalent delay shall be provided in line X. 
This is necessary in order for the deck switch to be activated and 
deactivated in  phase with the analog switches." 
A quaded deck switch 
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PROGRAM DEFINITION 
3 .  
4 .  
5. 
6 .  
7. 
8. 
9 .  
10. 
Breadboard Verification of Design 
Development of Environmental Test Plan 
Drafting - Logic Diagram and Schematic Diagram 
Production of MOS Composite 
Production of Masks 
Evaluation Run - Pilot Line 
Testing of Evaluation Wafers 
Final Run - Pre-Production Line 
11. Testing of Production Wafers I 
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Section 3 
STATUS REPORT 
During the preliminary study, a worst-case voltage analysis of the subsystem 
revealed that devices manufactured by the process, which has been standard 
at the Philco -Ford Corporation facility, would not withstand the applied voltages 
if the subsystem were faulted as specified by section 3.5.1.7 of the J P L  speci- 
fication. A change in  the Philco -Ford Corporation manufacturing process has 
been made wh’ich allows production of devices with the required breakdown 
voltage. 
3 .1  PRELIMINARY STUDY 
During the preliminary study, three alternative implementations of the shift 
register (section 1.1) were considered: 
o three-stage counter and decoder 
Q static shift register 
co dynamic shift register 
3.1.1 Three -Stage Counter and Decoder 
~~ ~~~ 
A counter would require only three stages; however, the decoding of eight states 
would be required. The large number of interconnections required precluded use 
of this implementation. 
3 -1 
3 . 1 . 2  Static Shift Register 
A static shift register, such as that illustrated in Fig. 3-1, requires 19 active 
devices per stage. This is a relatively high device count when compared to 
the seven devices per stage required by the dynamic shift register. 
3 . 1 . 3  Dynamic Shift Register 
In contrast to the static shift register, which requires only one clock input, 
the dynamic shift register illustrated in Fig. 3-2 requires three clock inputs. 
The dynamic shift register, however, requires fewer active devices per 
stage and fewer crossovers than the static shift register. The simplicity of 
this implementation has resulted in a higher manufacturing yield than any 
other implementation. 
3 . 2  DESIGN 
The design phase is currently underway. The schematic diagram, block 
diagram, and logic diagram will be completed and the design-verification 
breadboard wil l  be constructed during December and January. 
Figure 3-3 shows the schematic and timing diagrams of the three-phase clock 
generator to be incorporated into the commutator. 
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Section 4 
TECHNICAL PROBLEMS 
I The only technical problem encountered concerned the capability of Philco -Ford 
Corporation to produce a commutator with a layer of oxide insulation to withstand 
the specified worst -case voltages. Current experiments indicate that a considera- 
ble margin of safety with respect to device breakdown voltage will be available in  
the devices to be built under this contract. Essentially, the desired effect has 
been achieved merely by lengthening the time period during which the oxide layer 
is deposited without changing any other steps in the Philco-Ford Corporation 
I 
I 
I 
I 
I 
l 
, manufacturing process. Substantiating evidence is currently being gathered and 
I evaluated 
4 -1 
Section 5 
WORKPLANFORTHENEXTQUARTER 
I During the next quarter, steps 3 through 6 of the program defined in Section 2 will 
be started and steps 2, 3 and 5 should be completed. I 
I 
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1. SCOPE 
1.1 This specification descr ibes  the electr ical ,  environmental, and 
quality assurance  requirements  for  a silicon Integrated Circui t  (IC) Commutator, 
using solid s ta te  analog switches operating on the Field-Effect pr inciple .  
commutator is to be clocked in sequence at any r a t e  f r o m  dc to 50,000 pulses 
pe r  second (pps) .  
ref lect  wors t  ca se  hardware .  
effort  to reduce s ize ,  weight, and power consumption, but s t i l l  maintain high 
performance and reliabil i ty.  
The 
The requirements  contained here in  are minimum, and should 
Microminiaturized techniques are  to be used in an 
2.  APPLICABLE DOCUMENTS 
Not applicable. 
3. REQUIREMENTS 
3.1 Materials ,  pa r t s  and p rocesses .  Mater ia ls ,  p a r t s ,  and p rocesses  
used in the design, fabrication, and assembly of the i tems  covered by this speci-  
fication sha l l  conform to the applicable documents specified he re in .  
t r ac to r ' s  selection shall  a s s u r e  the highest uniform quality and condition of 
i t ems ;  such selection shal l  be subject:to the approval of JPL.  
magnetic mater ia l s  is not prefer red ,  but will be allowed. 
The con- 
The use  of 
3.2 Request for deviations. In the event that  this  specification does not 
cover a l l  a r e a s  of design that the supplier mus t  consider ,  JPL shal l  be  informed 
in writ ing of the suppl ier ' s  design goal. 
tion in the matter.  
The supplier shal l  await JPL's  d i rec-  . 
3.3 Interchangeability. All par t s  having the same  p a r t  number shal l  be 
direct ly  and completely interchangeable with respec t  to installation and function. 
4 
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3 . 4  Design requirements.  
3 . 4 . 1  Design objective. The commutator shal l  be  designed for  
optimum operation in accordance with the following pr ior i ty  list: 
a .  Reliability. Reliability is considered to be  of p r ime  
importance,  and can  be  achieved only by careful  and 
thorough analysis,  design, development, fabrication, 
and testing. 
b. Noise immunity. 
c .  Minimum power consumption. 
d .  Packaging density expressed  a s  number of c i rcu i t s  p e r  
flatpack. 
3 . 4 . 2  Functional requirements .  The commutator sha l l  function so 
that i t  switches sequentially each of eight analog voltage inputs t o  a common 
output l ine a s  i l lustrated in F igure  1 .  
for  control of the analog voltage output. 
s e t  of eight switches for  multiplexing variable res i s tance  s e n s o r s  ( s e e  F igure  2). 
Certzin logic functions shal l  be provided to control the operation of the shift 
reg is te r  and the deck switch.  
representat ion of the required logic with the following exception. 
r eg i s t e r  is designed with a logical delay between clock line activation (logic I ' l l ' )  
and the activation of any s tage output, an equivalent delay shall  be  provided in  
l ine X .  
A quaded deck switch shal l  b e  provided 
The commutator shal l  contain a second 
Figure 1 i l lus t ra tes  the complete functional 
If the shift 
This  is necessary  in order  for  the deck switch to be activated and 
deactivated in phase with the analog switches,  
0 
3 .4 .2 .1  Control functions. The function of the three  control inputs 
a r e :  
a .  Deck switch control input: 
logical 0 = deck switch deactivated at all t imes  
logical 1 = deck switch activated when the deck control 
flip-flop is in the "set" condition. 
5 
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b. Clock control input: 
logical 0 = clock input blocked f r o m  the first seven 
stages of the shift r eg i s t e r .  
logical 1 = clock input connected to the f i r s t  seven 
s tages  of the shift  r eg i s t e r .  
c .  Shift reg is te r  input: 
logical 0 = a logical 0 will appear at the output of the 
f i r s t  shift r eg i s t e r  stage during the next 
clock cycle .  
logical 1 = a logical 1 w i l l  appear a t  the output of the 
first shift reg is te r  stage during the next 
clock cycle. 
3.4.2.2 Shift reg is te r  functions. When a logical "1" is applied to the 
shift reg is te r  input it shall be t ransfer red  to  the output of the f i r s t  r eg i s t e r  stage 
during. the f i r s t  succeeding gated clock cycle.  
the output of the f i r s t  s tage,  the pair  of analog switches connected to that stage 
shal l  be  activiated.  The logical "1" shall  be  t ransfer red  along the reg is te r  one 
s tage per  clock cycle.  
input af ter  the f irst  clock cycle .  
reg is te r  shal l  r e su l t  in the analog switch pa i r s  being activated, one at a t ime,  
in d i r ec t  sequence. 
"1" s ta te  is shifted out of the eighth stage,  the reg is te r  will contain all "0" 
s t a t e s  and remain  that way on successive clock cycles  until a logical "1" is 
once m o r e  applied to  the input. 
When a logical I l l f 1  appears  at 
In normal  operation the t t l! t  is removed f r o m  the reg is te r  
The t ransfer  of the single "1" s ta te  along the 
The reg is te r  s h a l l  be open ended so that af ter  the single 
3 .5  Per formance  and product charac te r i s t ics .  The commutator shal l  
m e e t  all requirements  of this section. 
8 
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3.5.1 Analog and deck switch requi rements .  
3 .5 .1 .1  Impedance (switch open). The dc impedance a c r o s s  each 
analog switch and a c r o s s  each ser ies -para l le l  deck switch shal l  be g rea t e r  than 
1000 megohms when deactivated o r  open. 
3 .5 .1 .2  Leakage cu r ren t .  The leakage cu r ren t s  measured  at outputs 
A and B shal l  be less than 40 nanoamperes each, when all sixteen analog 
switches a r e  open with their  inputs at t 5  volts,  and all power supplies connected 
to the commutator.  
amperes  when the deck switch is open, with t 5  volts on the deck switch input 
and all power supplies connected to the commutator .  
The leakage cur ren t  at output C shal l  be l e s s ' t han  5 nano- 
3 .5 .1 .3  Impedance (switch closed).  The dc impedance a c r o s s  each 
switch, when activated, shall  be 2000 ohms *50 percent  for analog types A 
and By and 1000 ohms *50 percent for- the deck switch. 
measu red  with the signal cu r ren t s  specified in 3. 5. 1 .6 .  
The impedances shal l  be 
3 .5 .1 .4  Source res i s tance .  The commutator shall  m e e t  the require-  
ments  of this specification when the analog voltage signal inputs, 1 through 8, 
a r e  supplied f r o m  a source  res i s tance  that is f r o m  less than 1 ohm up to  
2500 ohms .  
3 . 5 . 1 . 5  Load impedance. The commutator. shal l  be designed to 
operate  with a load impedance a t  output A, AB (A and B connected together) 
or C of 1 to 10 megohms in paqallel with 10 picofarads.  
3 . 5 . 1  .6  Input signal.  The signal voltage at the eight analog inputs 
sha l l  be 0 to *5 volts.  
a m p e r e s  i n  the type A analog and deck swtiches, and 0 to 1 . 5  mil l iamperes  in 
the type B analog switches.  
The source to drain signal cu r ren t  shal l  be 0 to rt5micro- 
3.5.1.7. Faul t  voltage. The analog switches shal l  not be  damaged 
when any voltage f rom t 8  to  -8 is applied to  any of the analog inputs. 
r e s i s t ance  of the fault  voltage shal l  be  l e s s  than 1 ohm. 
The source . ,  
9 
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3 . 5 . 1 . 8  Fault  cu r ren t .  The analog switches shal l  be capable of 
car ry ing ,  without damage, the fault cur ren t  generated when all analog switch 
pa i r s  are simultaneously activated, and a voltage differential of 5 volts is at 
the inputs. 
the inputs of the other seven switch pa i rs  at 0 vol ts .  
less than 1 ohm shal l  be assumed.  
F o r  example,  the input of one switch pa i r  might be at zt5 volts and 
A source  res i s tance  of 
Note: This shal l  not apply if the commutator is designed 
to avoid the possibility of m o r e  than one analog 
switch pair  being simultaneously activated at 
power turn-on. 
3 . 5 . 2  Commutator requirements .  
3 . 5 . 2 . 1  Signal e r r o r .  Commutator signal e r r o r  is defined as the 
difference between the input analog voltage (Ei) and the resul tant  output analog 
voltage, for  any input, when the commutator is in operation. 
four operational configurations for the commutator .  
input voltage is applied to the analog voltage input te rmina ls  and the designated 
output measurement  point is loaded with a 1 megohm res i s to r  and 10 picofarads 
capacitance in para l le l .  Under the power supply and tempera ture  variations 
specified herein,  the e r r o r  measured in the var ious configurations shal l  not 
exceed the values given in Table I .  
the commutator operating a t  a clock rate  of 50,000 pps .  The output (o r  e r r o r )  
voltage shal l  reach a stable,  steady state level within 10 microseconds a f te r  i t  
c r o s s e s  the 10 percent amplitude point, as shown in F igure  3 .  
( o r  e r r o r )  voltage shal l  be read  a t  the 10 microseconds point. 
ment  is being made on one analog switch, o r  switch pa i r ,  all other input t e rmi -  
nals shal l  be connected to the worst  case voltage level for  the input range.  
Table I defines 
In all configurations the 
The e r r o r  measurement  shall be made with 
The output 
When a measu re -  
0 
10 
*l .  0 mvdc 
*O. 5 mvdc 
* l .  5 mvdc 
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*to. 470 of Ei 
*O. 2% of Ei 
*to. 670 of Ei 
Conf ig - 
uration 
*l .  0 mvdc 
I 
*to. 470 of Ei 
111 
IV 
Table I. Maximum Commutator E r r o r  
Connections 
F r o m  To 
output 
A 
Deck 
Switch 
Input 
Deck 
Switch 
Input 
output  
B 
output  
A 
outputs  
A & B  
Input Range 
0 to *250 mvdc ~k250rnvdc to A5 vdc 
I 
u1 1 
SWITCH DRIVE 0 
10% OF OUTPUT 
OUTPUT VOLTAGE 
Figure  3. Output Waveform in E r r o r  Measurement  
E r r o r  
at 
output  
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3. 5. 2 . 2  Power.  Power requirements  shal l  be in accordance with the 
following cr i te r ia .  
a. Power consumption. Under a l l  t empera ture  conditions 
and power supply variations specified herein,  the power 
consumption of the commutator shal l  be l e s s  than 
7 5 milliwatts. 
b. Power supply voltages. The nominal power supply 
voltages shall  be defined by the contractor  and are 
subject to J P L  approval. 
c. Static voltage regulation. The commutator shal l  meet  
a l l  requirements of this specification when operated 
f r o m  power sources  which have a s ta t ic  voltage regula- 
tion (variations l e s s  than 1 cps) of * l o  percent.  
d. Turn-on sequence. Random power o r  logic turn-on 
sequence shal l  not damage the commutator.  
e .  - Overvoltage. The commutator shal l  not be damaged by 
an overvoltage 50 percent  g rea t e r  than the nominal value 
on any one power source  o r  overvoltages simultaneously 
on all power supplies 25 percent g rea t e r  than the nominal 
value. 
3. 5. 2 .  3 Switch overlap time. Switch overlap time is defined as the 
period of t ime when two adjacent analog switch pa i r s  a r e  simultaneously 
activated. 
one microsecond when the commutator is operated under any combination of 
conditions specified herein.  
Switch overlap time between any adjacent switches sha l l  not 'exceed 
0 
3. 5.2 .4  Control and timing signals. The commutator shal l  operate 
f r o m  the digital control signals specified in 3. 4. 2. 1 and a clock signal. The 
logic voltage levels of these signals shall  be defined by the contractor ,  subject 
to JPL approval,  and shal l  be the same for all four signals. 
I 
I' I 
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3. 5.2. 4. 1 Clock signal. The clock signal shal l  be  0 to 50,000 pps with 
a minimum pulse width of 2 microseconds. 
3 .  5.2. 5 Noise margins .  The commutator shall  not malfunction under 
the following noise conditions: 
a. 
b. 
Power l ine noise. 
Frequency - 1 to 100,000 cps. 
Amplitude - *lo  percent  of the nominal power 
supply voltage superimposed on the 
actual voltage within its s ta t ic  regu-  
lation l imits .  
Control and timing signal noise. 
Frequency - 1 to 100,000 cps. 
Amplitude - shall be  specified by the contractor ,  
subject to JPL approval. 
3 . 6  Fabrication, packaging and marking requirements .  
3 . 6 .  1 Fabrication. All elements of the commutator,  shown in 
F igure  1, shall  be fabricated on a single silicon chip. 
3 . 6 . 2  Packaging. Each commutator chip shall  be packaged in a 
flatpack that is a standard item for  the contractor.  
package shall  be subject to J P L  approval. 
The contractor 's  choice of 
3 . 6 .  2. 1 Flatpack 1ea;s. The flatpack leads shall  be solderable and 
weldable. 
stand a two ounce pull for  a period of five minutes without damage to the lead or  
the commutator.  The commutator shall not become damaged when the leads a r e  
i m m e r s e d  in molden 60/40 solder (without flux) at a tempera ture  of 230 *5"C, 
for  15 seconds. The leads  shall  be immersed  to within 0.020 inch of the body 
of the flatpack. 
The lead spacing shall  be 0.050 inch. All leads shall  be  able to with- 
13 
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3 . 6 . 2 . 2  Flatpack markings.  All commutator flatpacks shall  be 
marked with the cont rac tor ' s  symbol, par t  number, s e r i a l  number,  and manu- 
facturing date code. The markings shall be legible after prolonged exposure to 
the maximum tempera ture  specified herein.  
3 . 6 . 2 . 3  Hermetic  seal .  Each commutator flatpack shall  be hermet -  
ically sealed to p a s s  the following tes t s .  
a. Gross  leak tes t ,  Each commutator flatpack shall  be 
submerged in a pyrex beaker  of ethelene glycol at 
IOO"C, for  at leas t  15 seconds,  The flatpack has  failed 
the t e s t  i f  any bubbles emanate f rom the flatpack case .  
b. Small leak tes t ,  Each commutator flatpack shal l  be 
subjected to helium gas at a p r e s s u r e  of 60 psig, and 
maintained at this p r e s s u r e  for 4 hours  *30 minutes.  
Upon removal  f rom the p re s su r i zed  helium, the flatpack 
shall  then be allowed to stabil ize for one hour in helium 
gas  at one atmosphere.  The flatpack shall  then be air- 
washed and subjected to a Vecco leak test within 
30 minutes after removal  f rom the helium. 
If the flatpack has  been out of the helium atmosphere m o r e  than 30 minutes, but 
less than 3 hours,  it shall  be repressur ized  in helium at 60 psig,  for  one hour 
before testing. 
be  aborted,  and s t a r t ed  again. 
is in excess  of 5 x 
If a period of 3 hours  is exceeded before testing, the test shall  
The flatpack has  failed the t e s t  if the leak r a t e  
cc  of helium per second. 
3 . 7  Environmental requirements .  Each commutator shall  be designed, 
fabricated,  and packaged to operate within the requi rements  of this specification 
during o r  af ter  the following environmental t e s t s .  
3 . 7 . 1  Temperature .  
3 . 7 . 1 .  1 Operating temperature .  Each commutator shall  operate 
properly with case  tempera tures  in the range of -25 to t 8 5 " C .  
3 . 7 . 1 . 2  Storage temperature .  The commutators  shal l  not be damaged 
by s torage  tempera tures  in the range of - 5 5 ° C  to  t 1 5 0 " C .  
14 
I 
I 
I 
I 
I 
I 
_- I-  
I 
I 
JPL Spec GMN-50524-DSN-A 
, .  3.7. 1.3 Nonoperational thermal shock. The commutator 
(nonoperating) shall  be subjected to 10 cycles of thermal  shock. 
shall consis t  of 15 minutes at -65"C, 5 minutes at t25"CJ  15 minutes at +160"C, 
and 5 minutes a t  t25"CJ  in immediate succession. 
Each cycle 
3.7.2 Acceleration. 
3.7.2. 1 Nonoperational constant acceleration. The commutator flat- 
packs shal l  be  subjected to  a constant acceleration of 20,000 g 's  for  one minute 
in  each of th ree  mutually perpendicular planes. 
3.7.2.2 Nonoperational shock. The commutator shall  be capable of 
withstanding five, 0 . 2  millisecond, 3000 g shocks in each of three mutually 
perpendicular planes (total of 15 impacts).  
3.7.2.3 Operational vibration. The cornmutator shal l  operate  
properly while being subjected to a 20 g r m s  sinusoidal vibration sweep f rom 
20 to 2000 cps and back to 20 cps,  during a five minute period, in each of three  
mutually perpendicular directions.  
3.7.3 Space radiation. The commutator shall  be designed to oper -  
a te  proper ly  (taking into account present  knowledge of radiation effects) while 
being subjected to the following radiation environment: 
a. Time integrated (equivalent to one year in  space) proton 
flux of 5. 0 x 10" protons/cm2 (E > 30 Mev). 
9 2 b. Peak electron flux of 1 .0  x 10 electrons/cm /second 
(E > 0. 5 Mev). 
4. QUALITY ASSURANCE PROVISIONS 
4. 1 Contractor inspection. The contractor shall  perform the receiving, 
in -process  and final inspections necessary  to a s s u r e  that the commutators con- 
fo rm to all the requirements  of applicable specifications. . 
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4 .2  Tes t  methods. Tes t s  shall be performed in  accordance with the 
metho:!s specified in the applicable statement of work. 
5. P R E P A R A T I O N  O F  DELIVERY 
5 .  1 Preparat ion for delivery shall be as specified in  the contract  o r  
procur em ent instrument. 
6. NOTES 
Not applicable. 
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